

is not identified in the tag memory, or into the cache memory when the data file is identified in the tag memory;

by reference to the tag memory, moving data file having the longest time since last written first from the cache memory to the flash EEPROM memory when additional space for new data files is required in the cache memory; and

wherein a data file is written into the flash EEPROM by programming individual cells thereof into one of said more than two programmable states.--

REMARKS

By this amendment, claims are being added that are directed to the use of cache memory as part of a flash EEPROM system, similar to the existing claims 63-67, but with multi-state operation added. That is, each of the new claims additionally recites that the individual flash EEPROM cells are programmable into more than two states in order to store more than one bit of data per cell.

Although multi-state operation is mentioned in the present application specification, it is more completely discussed in two applications incorporated by reference into the specification at pages 11, 22 and 26. Since the referenced application serial no. 204,175 has issued as patent no. 5,095,344, the patent number is being added by this Amendment. The serial number of the second referenced application is also being added by this Amendment. The status of the second referenced application is that it has become abandoned in favor of a continuation-in-part application which matured into patent no. 5,172,338 and a division thereof into patent no. 5,163,021.

An Information Disclosure Statement is being filed herewith, with copies of the cited references. The 3 patents identified in the preceding paragraph are included.

An early examination and allowance of the present application are solicited.

Respectfully Submitted,

Dated: Feb. 11, 1998

Docket No.: HARI.006USG

Gerald P. Parsons

Gerald P. Parsons, Reg. No. 24,486
MAJESTIC, PARSONS, SIEBERT & HSUE PC
Four Embarcadero Center, Suite 1100
San Francisco, CA 94111-4106